Advanced Hardware Design for Error Correcting Codes by Cyrille ChavetAdvanced Hardware Design for Error Correcting Codes by Cyrille Chavet

Advanced Hardware Design for Error Correcting Codes

byCyrille ChavetEditorPhilippe Coussy

Hardcover | November 11, 2014

Pricing and Purchase Info

$171.59 online 
$206.95 list price save 17%
Earn 858 plum® points

Prices and offers may vary in store

Quantity:

In stock online

Ships free on orders over $25

Not available in stores

about

This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book's chapters are written by internationally recognized experts in this field. Topics include evolution of error correction techniques, industrial user needs, architectures, and design approaches for the most advanced error correcting codes (Polar Codes, Non-Binary LDPC, Product Codes, etc). This book provides access to recent results, and is suitable for graduate students and researchers of mathematics, computer science, and engineering.

. Examines how to optimize the architecture of hardware design for error correcting codes;

. Presents error correction codes from theory to optimized architecture for the current and the next generation standards;

. Provides coverage of industrial user needs advanced error correcting techniques.

Advanced Hardware Design for Error Correcting Codes includes a foreword by Claude Berrou.

Cyrille Chavet is an Associate Professor at Associate Professors at Université de Bretagne Sud, Lorient, France. Philippe Coussy is an Associate Professor at Associate Professors at Université de Bretagne Sud, Lorient, France.
Loading
Title:Advanced Hardware Design for Error Correcting CodesFormat:HardcoverDimensions:192 pages, 23.5 × 15.5 × 0.01 inPublished:November 11, 2014Publisher:Springer-Verlag/Sci-Tech/TradeLanguage:English

The following ISBNs are associated with this title:

ISBN - 10:331910568X

ISBN - 13:9783319105680

Look for similar items by category:

Reviews

Table of Contents

User Needs.- Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding.- Implementation of Polar Decoders.- Parallel architectures for Turbo Product Codes Decoding.- VLSI implementations of sphere detectors.- Stochastic Decoders for LDPC Codes.- MP-SoC/NoC architectures for error correction.- ASIP design for multi-standard channel decoders.- Hardware design of parallel interleaver architecture: a survey.