CMOS Multichannel Single-Chip Receivers for Multi-Gigabit Optical Data Communications by Paul MullerCMOS Multichannel Single-Chip Receivers for Multi-Gigabit Optical Data Communications by Paul Muller

CMOS Multichannel Single-Chip Receivers for Multi-Gigabit Optical Data Communications

byPaul Muller

Paperback | November 23, 2010

Pricing and Purchase Info

$258.95

Earn 1295 plum® points

In stock online

Ships free on orders over $25

Not available in stores

about

While the throughput of microprocessor systems tends to increase as a result of ongoing technology scaling and the advent of multi-core systems, the off-chip I/O communication bandwidth emerges as one of the potential bottlenecks that limit overall performance. In order to alleviate the communication speed constraints, optical data communication interfaces move ever closer to the processor core. It is widely expected that future generation digital systems will increasingly rely on chip-to-chip and board-to-board optical data communications for higher bandwidth and better noise immunity.This book focuses on optical communications for short and very short distance applications and discusses the monolithic integration of optical receivers with processing elements in standard CMOS technologies. CMOS Multi-Channel Single-Chip Receivers for Multi-Gigabit Optical Data Communications provides the reader with the necessary background knowledge to fully understand the trade-offs in short-distance communication receiver design and presents the key issues to be addressed in the development of such receivers in CMOS technologies. Moreover, novel design approaches are presented. A system-level design methodology allows for the impact analysis of different block specifications and system-wide design optimization. Statistical models are used for design space exploration in the scope of jitter tolerance analysis of clock recovery circuits.CMOS Multi-Channel Single-Chip Receivers for Multi-Gigabit Optical Data Communications is required reading for practicing engineers and researchers in the field of short-distance optical communications and optical CMOS receiver design.
Title:CMOS Multichannel Single-Chip Receivers for Multi-Gigabit Optical Data CommunicationsFormat:PaperbackDimensions:212 pages, 9.25 × 6.1 × 0.68 inPublished:November 23, 2010Publisher:Springer NetherlandsLanguage:English

The following ISBNs are associated with this title:

ISBN - 10:9048174732

ISBN - 13:9789048174737

Look for similar items by category:

Customer Reviews of CMOS Multichannel Single-Chip Receivers for Multi-Gigabit Optical Data Communications

Reviews

Table of Contents

About the Authors. Foreword. Table of Contents. Constants, Symbols and Acronyms.CHAPTER 1 Introduction.CHAPTER 2 Integrated Photonic Systems. 2.1 Long-Haul Communication Links. 2.2 Metropolitan-Area Networks. 2.3 Local Area Networks and Short-Distance Interconnects. 2.4 Optical Backplane Technology. 2.5 Optical on-chip interconnects.CHAPTER 3 Basic Concepts. 3.1 Modulation of Optical and Electrical Signals. 3.2 NRZ Random Data. 3.3 Clock Recovery Basics. 3.4 Bit Error Rate. 3.5 System Bandwidth and Inter-Symbol Interference. 3.6 Amplitude Noise. 3.7 Jitter. 3.8 Multi-Channel Systems. 3.9 Definition of Transistor-Level Conventions.CHAPTER 4 System-Level Specifications. 4.1 Technology. 4.2 System-Level Requirements. 4.3 Receiver System Specifications. 4.4 Sub-Block Parameters. 4.5 Transimpedance Amplifier Analysis. 4.6 System Gain and Bandwidth Specifications. 4.7 Bit Error Rate Evaluation. 4.8 Block Specification Flow.CHAPTER 5 Pure Silicon Photodetector. 5.1 Photodetection. 5.2 PIN Photodiodes. 5.3 Avalanche Photodiodes. 5.4 Resonant Cavity Enhanced Detectors. 5.5 Conclusion. CHAPTER 6 Transimpedance Amplifier Design. 6.1 Principles of I-V Conversion. 6.2 Transimpedance Amplifier Topologies. 6.3 Specifications. 6.4 Transimpedance Amplifier Design. 6.5 Simulation Results. 6.6 Block Layout. 6.7 Measurement Results. 6.8 Discussion.CHAPTER 7 Limiting Amplifier Design. 7.1 Principles of Signal Limiting. 7.2 Simple Limiting Amplifier Topologies. 7.3 Bandwidth Enhancement in Limiting Amplifiers. 7.4 Specifications. 7.5 Inductorless Limiting Amplifier Design. 7.6 Design of an Inductive Peaking Limiting Amplifier. 7.7 Complete Limiting Amplifier. 7.8 Simulation Results. 7.9 Block Layout. 7.10 Measurement Results. 7.11 Discussion.CHAPTER 8 Clock and Data Recovery Circuit. 8.1 Clock Recovery Principles. 8.2 CDR Topologies. 8.3 Topology Discussion. 8.4 Specifications. 8.5 The Gated Oscillator Topology. 8.6 Statistical Modeling of the Gated Oscillator. 8.7 Time-Domain Modeling. 8.8 Transistor-Level Design. 8.9 Measurement Results. 8.10 Conclusion.CHAPTER 9 Conclusions. References.