Digital System Design With Vhdl by Mark ZwolinskiDigital System Design With Vhdl by Mark Zwolinski

Digital System Design With Vhdl

byMark Zwolinski

Paperback | November 13, 2003

Pricing and Purchase Info

$74.17 online 
$92.60 list price save 19%
Earn 371 plum® points

Prices and offers may vary in store


In stock online

Ships free on orders over $25

Not available in stores


Since the publication of the first edition, a new version of the VHDL standard has been agreed and analogue extensions to the language have also been adopted. The second edition of Digital System Design with VHDL includes additions in two important areas; sections on writing testbenches have been added to relevant chapters, and the addition of a new chapter on VHDL-AMS and mixed-signal modeling. The unique approach will be appreciated by undergraduates in Electronic Engineering and Computer Engineering in all years of their courses and by students undertaking postgraduate study. There is also a proven need from industry for graduates with knowledge of VHDL and the associated design tools and this book will be an asset to engineers who wish to continue their studies.

Todd Carter is a free-lance journalist who covers business and technology.Todd has written for, The Wall Street Journal, and The DetroitFree Press.
Title:Digital System Design With VhdlFormat:PaperbackDimensions:384 pages, 9.2 × 6.8 × 0.9 inPublished:November 13, 2003Publisher:Pearson EducationLanguage:English

The following ISBNs are associated with this title:

ISBN - 10:013039985X

ISBN - 13:9780130399854


Table of Contents


  1. Introduction.
  2. Combinational Logic Design.
  3. Combinational Logic using VHDL Gate Models.
  4. Combinational Building Blocks.
  5. Synchronous Sequential Design.
  6. VHDL Models of Sequential Logic Blocks.
  7. Complex Sequential Systems.
  8. Simulating VHDL.
  9. VHDL Synthesis.
  10. Testing Digital Systems.
  11. Design for Testability.
  12. Asynchronous Sequential Design.
  13. Interfacing with the Analogue World.

   Appendix A VHDL Standards.Appendix B Verilog

   Appendix C Shared Variable packages


    Answers to selected exercises