Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms by Tim KogelIntegrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms by Tim Kogel

Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms

byTim Kogel

Paperback | November 19, 2010

Pricing and Purchase Info

$226.64 online 
$258.95 list price save 12%
Earn 1133 plum® points

In stock online

Ships free on orders over $25

Not available in stores

about

Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms first gives a comprehensive update on recent developments in the area of SoC platforms and ESL design methodologies. The main contribution is the rigorous definition of a framework for modeling at the timing approximate level of abstraction. Subsequently this book presents a set of tools for the creation and exploration of timing approximate SoC platform models.
Title:Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor PlatformsFormat:PaperbackDimensions:214 pages, 9.45 × 6.3 × 0 inPublished:November 19, 2010Publisher:Springer NetherlandsLanguage:English

The following ISBNs are associated with this title:

ISBN - 10:9048172020

ISBN - 13:9789048172023

Look for similar items by category:

Customer Reviews of Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms

Reviews

Table of Contents

Foreword. Preface.1. INTRODUCTION. 1.1 Organization of the Book Chapters. 2. EMBEDDED SOC APPLICATIONS. 2.1 Networking Domain. 2.2 Multimedia Domain. 2.3 Wireless Communications. 2.4 Application Trends. 2.5 First Order Application Partitioning.3. CLASSIFICATION OF PLATFORM ELEMENTS. 3.1 Architecture Metrics. 3.2 Processing Elements. 3.3 On-Chip Communication. 3.4 Summary.4. SYSTEM LEVEL DESIGN PRINCIPLES. 4.1 The Platform Based Design Paradigm. 4.2 Design Phases. 4.3 Abstraction Mechanisms. 4.4 Models of Computation. 4.5 Object versus Actor Oriented Design. 4.6 System Level Design Requirements.5. RELATED WORK. 5.1 Traditional HW/SW Co-Design. 5.2 SystemC based Transaction Level Modeling. 5.3 Current Research on MP-SoC Design Methodologies. 5.4 Summary.6. METHODOLOGY OVERVIEW. 6.1 Application Modeling. 6.2 Architecture Modeling. 6.3 Envisioned Design Flow. 6.4 MP-SoC Simulation Framework.7. UNIFIED TIMING MODEL. 7.1 Tagged Signal Model Introduction. 7.2 Reactive Process Network. 7.3 Architecture Model. 7.4 Performance Metrics. 7.5 Summary.8. MP-SOC SIMULATION FRAMEWORK. 8.1 The Generic Synchronization Protocol. 8.2 Generic VPU Model. 8.3 NoC Framework. 8.4 Tool Support. 8.5 Summary.9. CASE STUDY. 9.1 IPv4 Forwarding with QoS Support. 9.2 Intel IXP2400 Reference NPU. 9.3 Custom IPv4 Platform. 9.4 Simulation Results.10. SUMMARY. Appendices. A The OSCI TLM Standard. B The OCPIP TL3 Channel. C The Architects View Framework.List of Figures. List of Tables. References. Index.

Editorial Reviews

From the reviews:"The book covers most of the major areas of system-level design and modeling, and much of the work described has been incorporated into a commercial ESL tool . . This book's scope and range of pragmatic ideas make it valuable for a wide audience. . When combined with the extensive list of references (260!), this is a very valuable resource for anyone interested in the area . . It should resonate with students, researchers, and practical designers . ." (Grant Martin, IEEE Design and Test of Computers, May-June, 2007)