LNA-ESD Co-Design for Fully Integrated CMOS Wireless Receivers by Paul LeRouxLNA-ESD Co-Design for Fully Integrated CMOS Wireless Receivers by Paul LeRoux

LNA-ESD Co-Design for Fully Integrated CMOS Wireless Receivers

byPaul LeRoux, Michiel Steyaert

Paperback | October 8, 2011

Pricing and Purchase Info

$211.16 online 
$258.95 list price save 18%
Earn 1,056 plum® points

Prices and offers may vary in store


In stock online

Ships free on orders over $25

Not available in stores


LNA-ESD Co-Design for Fully Integrated CMOS Wireless Receivers fits in the quest for complete CMOS integration of wireless receiver front-ends. With a combined discussion of both RF and ESD performance, it tackles one of the final obstacles on the road to CMOS integration. The book is conceived as a design guide for those actively involved in the design of CMOS wireless receivers.The book starts with a comprehensive introduction to the performance requirements of low-noise amplifiers in wireless receivers. Several popular topologies are explained and compared with respect to future technology and frequency scaling. The ESD requirements are introduced and related to the state-of-the-art protection devices and circuits.LNA-ESD Co-Design for Fully Integrated CMOS Wireless Receivers provides an extensive theoretical treatment of the performance of CMOS low-noise amplifiers in the presence of ESD-protection circuitry. The influence of the ESD-protection parasitics on noise figure, gain, linearity, and matching are investigated. Several RF-ESD co-design solutions are discussed allowing both high RF-performance and good ESD-immunity for frequencies up to and beyond 5 GHz. Special attention is also paid to the layout of both active and passive components. LNA-ESD Co-Design for Fully Integrated CMOS Wireless Receivers offers the reader intuitive insight in the LNA's behavior, as well as the necessary mathematical background to optimize its performance. All material is experimentally verified with several CMOS implementations, among which a fully integrated GPS receiver front-end. The book is essential reading for RF design engineers and researchers in the field and is also suitable as a text book for an advanced course on the subject.
Title:LNA-ESD Co-Design for Fully Integrated CMOS Wireless ReceiversFormat:PaperbackDimensions:204 pagesPublished:October 8, 2011Publisher:Springer USLanguage:English

The following ISBNs are associated with this title:

ISBN - 10:1441952675

ISBN - 13:9781441952677

Look for similar items by category:


Table of Contents

Abstract. List of Symbols and Abbreviations. 1 Introduction. 1.1 The Growth of the Wireless Communication Market. 1.2 Evolution to CMOS RF. 1.3 CMOS, RF and ESD. 1.4 Outline of this Book. 2 Low-Noise Amplifiers in CMOS Wireless Receivers. 2.1 Introduction. 2.2 Some Important RF Concepts. 2.2.1 Quality Factor of Reactive Elements and Series-Parallel Transformation. 2.2.2 SNR and Noise Figure. 2.2.3 Impedance Matching, Power Matching, Noise Matching. 2.2.4 Transducer Power Gain, Operating Power Gain and Available Power Gain. 2.2.5 Intermodulation Distortion. 2.3 The Deep Sub-Micron MOS Transistor at Radio Frequencies. 2.3.1 MOS Model for Hand Calculations. 2.3.2 Linearity of the short-channel MOS transistor. 2.3.3 Non-Quasi Static Model. 2.3.4 Extended MOS Model for Simulation. 2.4 The Origin of Noise. 2.4.1 Resistor Thermal Noise. 2.4.2 Thermal Noise in MOS transistors. Classical MOS Channel Noise. Induced Gate Noise. 2.4.3 1/f Noise. 2.4.4 Shot Noise. 2.5 The LNA in the Receiver Chain. 2.5.1 Cascading Non-Ideal Building Blocks. Noise in a Cascade. IIV3 of a Cascade. 2.5.2 Wireless Receiver Architectures. 2.5.3 LNA Requirements. Matching. Noise Figure. Voltage Gain or Power Gain. Intermodulation Distortion. Reverse Isolation. Stability. Single-ended vs. Differential. 2.6 Topologies for Low-Noise Amplifiers. 2.6.1 The Inductively Degenerated Common Source LNA. From Basic Common-Source Amplifier to Inductively Degenerated Common-Source LNA. Power Gain. Noise Figure. Linearity. 2.6.2 The Common-Gate LNA. Input Matching. Power Gain. Noise Figure. Linearity. 2.6.3 Shunt-Feedback Amplifier. 2.6.4 Image Reject LNA's. 2.6.5 Highly Linear Feedforward LNA. 2.6.6 The Noise-Cancelling Wide-band LNA. 2.6.7 Current Reuse LNA with Interstage Resonance. 2.6.8 Transformer Feedback LNA. 2.7 Conclusion. 3 ESD Protection in CMOS. 3.1 Introduction. 3.2 ESD Tests and Standards. 3.2.1 Human Body Model. 3.2.2 Machine Model. 3.2.3 Charged Device Model. 3.2.4 Transmission Line Pulsing. 3.3 ESD-Protection in CMOS. 3.3.1 ESD-Protection Devices. Diode. Grounded-Gate NMOS. Gate-Coupled NMOS. Silicon-Controlled Rectifier. 3.3.2 ESD-Protection Topologies. I/O Pins. Power Supply Clamping. 3.4 Conclusion. 4 Detailed Study of the Common-Source LNA with Inductive Degeneration. 4.1 Introduction. 4.2 The Non-Quasi Static Gate Resistance. 4.2.1 Influence of rg;NQS on Zin, GT and IIP3. 4.2.2 Influence of rg;NQS on the Noise Figure. 4.3 Parasitic Input Capacitance. 4.3.1 Impact of Cp. Influence of Cp on Input Matching. Influence of Cp on Power Gain, Noise Figure and IIP3. 4.3.2 Impact of Cp Non-Linearity. 4.3.3 Impact of the Finite Q of Cp. 4.4 Miller Capacitance. 4.5 Optimization of the Cascode Transistor. 4.6 Output Capacitance Non-Linearity. 4.7 Impact of a Non-Zero S11 . 4.8 Output Considerations. 4.8.1 Load Impedance Constraints. 4.8.2 Output Matching. 4.9 LNA Bandwidth. 4.10 Layout Aspects. 4.10.1 RF Bonding Pads. 4.10.2 On-Chip Inductors. Modelling. Patterned Ground Shields. 4.10.3 The Amplifying Transistor. 4.10.4 The Cascode Transistor. 4.11 The Common-Gate LNA Revisited. 4.12 Conclusion. 5 RF-ESD Co-Design for CMOS LNA's. 5.1 Introduction. 5.2 ESD-protection within an L-Type Matching Network. 5.2.1 Introduction. 5.2.2 General Performance. 5.2.3 Design and Layout of the ESD Protection Diodes. 5.2.4 Non-Linearity of Input ESD Protection Diodes. 5.2.5 Conclusion. 5.3 ESD-Protection within a _-Type Matching Network. 5.4 Inductive ESD-Protection. 5.5 Comparison. 5.6 Other ESD-Protection Strategies. 5.6.1 Distributed ESD-Protection. 5.6.2 ESD-Protection with T-Coils. 5.7 ESD-Protection for the Common-Gate LNA. 5.8 Conclusion. 6 Integrated CMOS Low-Noise Amplifiers. 6.1 Introduction. 6.2 A 0.8 dB NF ESD-Protected 9 mW CMOS LNA. 6.2.1 The GPS Power Levels. 6.2.2 Topology. 6.2.3 Design. 6.2.4 Layout. 6.2.5 Experimental Results. 6.2.6 Discussion and Comparison. 6.2.7 Conclusion. 6.3 A 1.3 dB NF CMOS LNA for GPS with 3 kV HBM ESD-Protection. 6.3.1 The Complete GPS Receiver Front-End. Architecture . Low-Noise Amplifier . Quadrature, Direct Digital Downconversion. PLL Frequency Synthesizer. 6.3.2 The Low Noise Amplifier. 6.3.3 Results. 6.3.4 Conclusion. 6.4 A 5 GHz LNA with Inductive ESD-Protection Exceeding 3 kV HBM. 6.4.1 5 GHz Wireless LAN. 6.4.2 Design. 6.4.3 Results. 6.4.4 Conclusion. 6.5 Conclusion. 7 Conclusions. A Fundamentals of Two-Port Noise Theory. Index.