Logic Synthesis and Verification Algorithms by Gary D. HachtelLogic Synthesis and Verification Algorithms by Gary D. Hachtel

Logic Synthesis and Verification Algorithms

byGary D. Hachtel, Fabio Somenzi

Paperback | February 10, 2006

not yet rated|write a review

Pricing and Purchase Info

$104.20 online 
$116.95 list price save 10%
Earn 521 plum® points

In stock online

Ships free on orders over $25

Not available in stores

about

This book blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. Through the study of optimal two-level and multilevel combinational circuit design, the reader is introduced to basic concepts, such as Boolean algebras, local search, and algebraic factorization. Similarly, through the study of optimal sequential circuit design, the reader is introduced to graph algorithms, finite state systems, and language theory. Throughout the book, recurrent themes such as branch and bound, dynamic programming, and symbolic implicit enumeration are used to establish optimal design principles.

Details & Specs

Title:Logic Synthesis and Verification AlgorithmsFormat:PaperbackDimensions:596 pages, 9.25 × 6.1 × 0.03 inPublished:February 10, 2006Publisher:Springer USLanguage:English

The following ISBNs are associated with this title:

ISBN - 10:0387310045

ISBN - 13:9780387310046

Look for similar items by category:

Customer Reviews of Logic Synthesis and Verification Algorithms

Reviews

Extra Content

Table of Contents

I: Introduction.1. Introduction.2. A Quick Tour of Logic Synthesis with the Help of a Simple Example.- II: Two Level Logic Synthesis. 3. Boolean Algebras. 4. Synthesis of Two-Level Circuits. 5. Heuristic Minimization of Two-Level Circuits. 6. Binary Decision Diagrams (BDDs).- III: Models of Sequential Systems. 7. Models of Sequential Systems. 8. Synthesis and Verification of Finite State Machines. 9. Finite Automata. IV: Multilevel Logic Synthesis. 10. Multi-Level Logic Synthesis. 11. Multi-Level Minimization. 12. Automatic Test Generation for Combinational Circuits. 13. Technology Mapping. A. ASCII Codes. B. Supplementary Problems.- Bibliography.- Index.