Practical Formal Methods for Hardware Design by Carlos Delgado KloosPractical Formal Methods for Hardware Design by Carlos Delgado Kloos

Practical Formal Methods for Hardware Design

EditorCarlos Delgado Kloos

Paperback | May 28, 1997

Pricing and Purchase Info

$148.02 online 
$167.95 list price save 11%
Earn 740 plum® points

Prices and offers may vary in store

Quantity:

In stock online

Ships free on orders over $25

Not available in stores

about

Formal methods for hardware design still find limited use in industry. Yet current practice has to change to cope with decreasing design times and increasing quality requirements. This research report presents results from the Esprit project FORMAT (formal methods in hardware verification) which involved the collaboration of the enterprises Siemens, Italtel, Telefonica I+D, TGI, and AHL, the research institute OFFIS, and the universities of Madrid and Passau. The work presented involves advanced specification languages for hardware design that are intuitive to the designer, like timing diagrams and state based languages, as well as their relation to VHDL and formal languages like temporal logic and a process-algebraic calculus. The results of experimental tests of the tools are also presented.
Title:Practical Formal Methods for Hardware DesignFormat:PaperbackDimensions:307 pagesPublished:May 28, 1997Publisher:Springer Berlin Heidelberg

The following ISBNs are associated with this title:

ISBN - 10:3540620079

ISBN - 13:9783540620075

Look for similar items by category:

Reviews

Table of Contents

From the contents: Overview: Design Methodology for Complex VLSI Devices; Specification Languages; Verification Flow; Synthesis Flow.- Industrial Experience: Application of a Formal Verification Toolset to the Design of Integrated Circuits in an Industrial Environment; Italtel Application of the FORMAT Design Flow; Siemens Industrial Experience.- Technical Background: The FORMAT Model Checker; Reasoning; VHDL Formal Modeling and Analysis; Synthesis Techniques; Generating VHDL Code from LOTOS Descriptions.