Resource Efficient Ldpc Decoders: From Algorithms To Hardware Architectures by Vikram Arkalgud ChandrasettyResource Efficient Ldpc Decoders: From Algorithms To Hardware Architectures by Vikram Arkalgud Chandrasetty

Resource Efficient Ldpc Decoders: From Algorithms To Hardware Architectures

byVikram Arkalgud Chandrasetty

Paperback | December 5, 2017

Pricing and Purchase Info

$161.96 online 
$179.95 list price
Earn 810 plum® points

Prices and offers may vary in store

Out of stock online

Not available in stores

about

This book takes a practical hands-on approach to developing low complexity algorithms and transforming them into working hardware. It follows a complete design approach from algorithms to hardware architectures - and addresses some of the challenges associated with their design, providing insight into implementing innovative architectures based on low complexity algorithms. The reader will learn:

  • Modern techniques to design, model and analyze low complexity LDPC algorithms as well as their hardware implementation
  • How to reduce computational complexity and power consumption using computer aided design techniques
  • All aspects of the design spectrum from algorithms to hardware implementation and performance trade-offs


    • Provides extensive treatment of LDPC decoding algorithms and hardware implementations
      • Gives a systematic guidance, giving a basic understanding of LDPC codes and decoding algorithms and providing practical skills in implementing efficient LDPC decoders in hardware
        • Companion website containing C-Programs and MATLAB models for simulating the algorithms, and Verilog HDL codes for hardware modeling and synthesis
          Vikram Chandrasetty received Bachelor Degree in Electronics and Communication Engineering from Bangalore University (INDIA), Master Degree in VLSI System Design from Coventry University (UK) and PhD in Computer Systems Engineering from the University of South Australia (Australia). During his post-doctoral research fellowship at the Un...
          Loading
          Title:Resource Efficient Ldpc Decoders: From Algorithms To Hardware ArchitecturesFormat:PaperbackDimensions:190 pages, 9.41 × 7.24 × 0.98 inPublished:December 5, 2017Publisher:Academic PressLanguage:English

          The following ISBNs are associated with this title:

          ISBN - 10:0128112557

          ISBN - 13:9780128112557

          Reviews

          Table of Contents

          1.Introduction 2. Overview of LDPC codes 3. Structure and flexibility of LDPC codes 4. LDPC decoding algorithms 5. LDPC decoder architectures 6. Hardware implementation of LDPC decoder 7. LDPC decoders in multimedia communication References 8. Prospective LDPC applications Appendix-A : Sample C-Programs and MATLAB models for LDPC code construction and simulation Appendix-B : Sample Verilog HDL codes for implementation of fully-parallel LDPC decoder architecture Appendix-C : Sample Verilog HDL codes for implementation of partially-parallel LDPC decoder architecture