Turbo-like Codes: Design for High Speed Decoding by Aliazam AbbasfarTurbo-like Codes: Design for High Speed Decoding by Aliazam Abbasfar

Turbo-like Codes: Design for High Speed Decoding

byAliazam Abbasfar

Paperback | October 19, 2010

not yet rated|write a review

Pricing and Purchase Info

$204.18 online 
$232.95 list price save 12%
Earn 1021 plum® points

In stock online

Ships free on orders over $25

Not available in stores

about

This book introduces turbo error correcting concept in a simple language, including a general theory and the algorithms for decoding turbo-like code. It presents a unified framework for the design and analysis of turbo codes and LDPC codes and their decoding algorithms.A major focus is on high speed turbo decoding, which targets applications with data rates of several hundred million bits per second (Mbps).

Details & Specs

Title:Turbo-like Codes: Design for High Speed DecodingFormat:PaperbackDimensions:102 pages, 9.25 × 6.1 × 0.07 inPublished:October 19, 2010Publisher:Springer NetherlandsLanguage:English

The following ISBNs are associated with this title:

ISBN - 10:9048176239

ISBN - 13:9789048176236

Look for similar items by category:

Customer Reviews of Turbo-like Codes: Design for High Speed Decoding

Reviews

Extra Content

Table of Contents

List of Figures. List of Tables. Acknowledgments. Abstract. 1 Introduction. 1.1 Outline. 2 Turbo concept. 2.1 Turbo codes and turbo-like codes. 2.2 Iterative decoding. 2.3 Probability propagation algorithms. 2.4 Message passing algorithm. 2.5 Graphs with cycles. 2.6 Codes on graph. 3 High speed turbo decoders. 3.1 Introduction. 3.2 BCJR algorithm. 3.3 Turbo decoding. 3.4 Pipelined turbo decoder. 3.5 Parallel turbo decoder. 3.6 Speed gain and efficiency. 3.7 Interleaver Design. 3.8 Hardware complexity. 3.9 Conclusion.4 Very simple turbo-like codes. 4.1 Introduction. 4.2 RA codes. 4.3 RA codes with puncturing. 4.4 ARA codes. 4.5 Other precoders. 4.6 Hardware complexity. 4.7 Conclusion.5 High speed turbo-like decoders. 5.1 Introduction. 5.2 Parallel ARA decoder. 5.3 Speed gain and efficiency. 5.4 Interleaver design. 5.5 Projected graph. 5.6 General hardware architecture. 5.7 Conclusion.References. Index.