Verification Techniques for System-Level Design

Other | July 1, 2010

byFujita, Masahiro, Masahiro Fujita

not yet rated|write a review
This book will explain how to verify SoC (Systems on Chip) logic designs using "formal and "semiformal verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.

For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.

• First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs.
• Formal verification of high-level designs (RTL or higher).
• Verification techniques are discussed with associated system-level design methodology.

Pricing and Purchase Info

$97.99 online
$127.23 list price (save 22%)
In stock online
Ships free on orders over $25

From the Publisher

This book will explain how to verify SoC (Systems on Chip) logic designs using "formal and "semiformal verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional ...

Mukul Prasad:Mukul Prasad received the Bachelor of Technology degree in Electrical Engineering from the Indian Institute of Technology, Delhi, India, in 1995, and the Ph.D. degree in Electrical Engineering & Computer Sciences from the University of California at Berkeley in 2001.Since 2001 he has been a member of the research staff in ...

other books by Fujita, Masahiro

Format:OtherDimensions:256 pages, 1 × 1 × 1 inPublished:July 1, 2010Publisher:Morgan KaufmannLanguage:English

The following ISBNs are associated with this title:

ISBN - 10:0080553133

ISBN - 13:9780080553139

Customer Reviews of Verification Techniques for System-Level Design

Reviews