VLSI Chip Design with the Hardware Description Language VERILOG: An Introduction Based on a Large RISC Processor Design by Ulrich GolzeVLSI Chip Design with the Hardware Description Language VERILOG: An Introduction Based on a Large RISC Processor Design by Ulrich Golze

VLSI Chip Design with the Hardware Description Language VERILOG: An Introduction Based on a Large…

byUlrich GolzeContribution byP. Blinzer, E. Cochlovius

Paperback | August 23, 2014

Pricing and Purchase Info

$128.95

Earn 645 plum® points

Prices and offers may vary in store

Quantity:

In stock online

Ships free on orders over $25

Not available in stores

about

The art of transforming a circuit idea into a chip has changed permanently. Formerly, the electrical, physical and geometrical tasks were predominant. Later, mainly net lists of gates had to be constructed. Nowadays, hardware description languages (HDL) similar to programming languages are central to digital circuit design. HDL-based design is the main subject of this book.
After emphasizing the economic importance of chip design as a key technology, the book deals with VLSI design (Very Large Scale Integration), the design of modern RISC processors, the hardware description language VERILOG, and typical modeling techniques. Numerous examples as well as a VERILOG training simulator are included on a disk.
Title:VLSI Chip Design with the Hardware Description Language VERILOG: An Introduction Based on a Large…Format:PaperbackPublished:August 23, 2014Publisher:Springer Berlin HeidelbergLanguage:English

The following ISBNs are associated with this title:

ISBN - 10:3642646506

ISBN - 13:9783642646508

Look for similar items by category:

Reviews

Table of Contents

Design of VLSI Circuits.- Design of VLSI Circuits.- RISC Architectures.- RISC Architectures.- Short Introduction to VERILOG.- Short Introduction to VERILOG.- External Specification of Behavior.- External Specification of Behavior.- Internal Specification of Coarse Structure.- Internal Specification of Coarse Structure.- Pipeline of the Coarse Structure Model.- Pipeline of the Coarse Structure Model.- Synthesis of Gate Model.- Synthesis of Gate Model.- Testing, Testability, Tester, and Testboard.- Testing, Testability, Tester, and Testboard.- Summary and Prospect.- Summary and Prospect.- HDL Models for Circuits and Architectures.- HDL Modeling with VERILOG.