Vlsi-soc: From Algorithms To Circuits And System-on-chip Design: 20th Ifip Wg 10.5/ieee International Confere by Andreas BurgVlsi-soc: From Algorithms To Circuits And System-on-chip Design: 20th Ifip Wg 10.5/ieee International Confere by Andreas Burg

Vlsi-soc: From Algorithms To Circuits And System-on-chip Design: 20th Ifip Wg 10.5/ieee…

byAndreas BurgEditorAyse Coskun, Matthew Guthaus

Hardcover | November 22, 2013

Pricing and Purchase Info

$115.43 online 
$137.95 list price save 16%
Earn 577 plum® points

Prices and offers may vary in store

Quantity:

In stock online

Ships free on orders over $25

Not available in stores

about

This book contains extended and revised versions of the best papers presented at the 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, held in Santa Cruz, CA, USA, in October 2012. The 12 papers included in the book were carefully reviewed and selected from the 33 full papers presented at the conference. The papers cover a wide range of topics in VLSI technology and advanced research. They address the current trend toward increasing chip integration and technology process advancements bringing about stimulating new challenges both at the physical and system-design levels, as well as in the test of these systems.
Title:Vlsi-soc: From Algorithms To Circuits And System-on-chip Design: 20th Ifip Wg 10.5/ieee…Format:HardcoverDimensions:235 pagesPublished:November 22, 2013Publisher:Springer-Verlag/Sci-Tech/TradeLanguage:English

The following ISBNs are associated with this title:

ISBN - 10:3642450725

ISBN - 13:9783642450723

Look for similar items by category:

Reviews

Table of Contents

FPGA-Based High-Speed Authenticated Encryption System.- A Smart Memory Accelerated Computed Tomography Parallel Backprojection.- Trinocular Stereo Vision Using a Multi Level Hierarchical Classification Structure.- Spatially-Varying Image Warping: Evaluations and VLSI Implementations.- An Ultra-Low-Power Application-Specific Processor with Sub-VT Memories for Compressed Sensing.- Configurable Low-Latency Interconnect for Multi-core Clusters.- A Hexagonal Processor and Interconnect Topology for Many-Core Architecture with Dense On-Chip Networks.- Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections.- On the Automatic Generation of Software-Based Self-Test Programs for Functional Test and Diagnosis of VLIW Processors.- SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture.- CMOS Implementation of Threshold Gates with Hysteresis.- Simulation and Experimental Characterization of a Unified Memory Device with Two Floating-Gates.